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ENCRYPTION FUNCTION AND 
AUTHENTICATION OF A REPLACEABLE 
PRINTER COMPONENT 
BACKGROUND 
Technical Field 
[ 0001 ] The present disclosure generally concerns elec 
tronic circuits and systems executing cryptographic opera 
tions , such as a method and a circuit for the authentication 
of a printer cartridge . 
Description of the Related Art 
[ 0002 ] Many encryption techniques are known to protect 
information ( data , keys , etc . ) against non - authorized 
accesses ( hacking ) . Such techniques may be used for sig 
nature purposes to guarantee the authenticity or the origin of 
information or of a product , for actual ciphering purposes to 
prevent a pirate from knowing certain information , etc . 
[ 0003 ] To attempt discovering the protected quantities 
( keys or data ) , pirates or hackers implement different cat 
egories of attacks . These may be attacks by analysis of the 
circuit response ( in terms of power consumption , of radia 
tion , etc . ) which are called side channel attacks . Another 
category of attacks comprises introducing a disturbance in 
the circuit operation and analyzing the consequences thereof 
on the direct or indirect response ( fault injection attack ) . 
[ 0004 ] An encryption algorithm generally implements , to 
process a message , a function forming a non - linear permu 
tation based on a plurality of executions of a same succes 
sion of elementary operations . The succession of elementary 
operations is generally called round or round function . The 
function generally reuses the result of the previous round 
like one of the operands applied to the current round . The 
number of rounds generally conditions the resistance of the 
algorithm to attack . 
[ 0005 ] The present disclosure more particularly concerns 
a permutation encryption function , which may be used , for 
example , for hashing , ciphering , or a signature calculation . 
shifts are respectively by one , five , and fourteen positions . In 
an embodiment , each code in base 7 is represented as a 
triplet of binary states . In an embodiment , the protecting is 
an iterative process , a last state of an iteration forming an 
initial state of a next iteration . In an embodiment , the 
cryptographic operation comprises a hashing function . In an 
embodiment , the method comprises converting a message to 
base 7 . In an embodiment , the protecting is an iterative 
process applied a plurality of times . In an embodiment , the 
protecting comprises protecting information manipulated by 
the electronic circuit . In an embodiment , an occurrence of a 
determined triplet identifies an error . 
[ 0007 ] In an embodiment , a device comprises : one or 
more memories ; and digital signal processing circuitry 
coupled to the one or more memories , which , in operation , 
protects , using four words , each word representing codes in 
base 7 , a cryptographic operation . The protecting includes : 
multiplying , code by code , a third word of the four words by 
a fourth word of the four words ; adding , code by code , a 
result of the multiplying to a first word of the four words ; 
adding , code by code , the result of the multiplying to a 
second word of the four words ; subtracting , code by code , a 
result of the addition to the second word from a result of the 
addition to the first word ; adding , code by code , a result of 
the subtraction to the third word ; adding the result of the 
subtraction to the fourth word ; combining , code by code , 
with a round constant , a result of the adding the third word 
to the result of the subtraction ; multiplying by two , code by 
code , a result of said combination ; circularly shifting codes 
of a result of the adding the fourth word to the result of the 
subtraction ; circularly shifting codes of the result of adding 
the second word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first word 
to the result of the multiplication . In an embodiment , each 
word comprises thirty - two codes . In an embodiment , the 
circular shifts are respectively by one , five , and fourteen 
positions . In an embodiment , each code in base 7 is repre 
sented as a triplet of binary states . In an embodiment , the 
protecting is an iterative process , a last state of an iteration 
forming an initial state of a next iteration . In an embodiment , 
the cryptographic operation comprises a hashing function . In 
an embodiment , the protecting comprises generating the 
four words . In an embodiment , the protecting comprises 
protecting information manipulated by the cryptographic 
operation . In an embodiment , an occurrence of a determined 
triplet identifies an error in the cryptographic operation . 
10008 ] . In an embodiment , a system comprises : one or 
more functional circuits ; and digital signal processing cir 
cuitry coupled to the one or more functional circuits , which , in operation , protects , using four words , each word repre 
senting codes in base 7 , execution of a cryptographic opera 
tion . The protecting includes : multiplying , code by code , a 
third word of the four words by a fourth word of the four 
words ; adding , code by code , a result of the multiplying to 
a first word of the four words ; adding , code by code , the 
result of the multiplying to a second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first word ; 
adding , code by code , a result of the subtraction to the third 
word ; adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a result of 
the adding the third word to the result of the subtraction ; 
multiplying by two , code by code , a result of said combi 
nation ; circularly shifting codes of a result of the adding the 
BRIEF SUMMARY 
[ 0006 ] In an embodiment , a method comprises : protecting , 
using four words , each word representing codes in base 7 , an 
electronic circuit during execution of a cryptographic opera 
tion by the electronic circuit . The protecting includes : mul 
tiplying , code by code , a third word of the four words by a 
fourth word of the four words ; adding , code by code , a result 
of the multiplying to a first word of the four words ; adding , 
code by code , the result of the multiplying to a second word 
of the four words ; subtracting , code by code , a result of the 
addition to the second word from a result of the addition to 
the first word ; adding , code by code , a result of the subtrac 
tion to the third word ; adding the result of the subtraction to 
the fourth word ; combining , code by code , with a round 
constant , a result of the adding the third word to the result 
of the subtraction ; multiplying by two , code by code , a result 
of said combination ; circularly shifting codes of a result of 
the adding the fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the second 
word to the result of the multiplication ; and circularly 
shifting codes of the result of adding the first word to the 
result of the multiplication . In an embodiment , each word 
comprises thirty - two codes . In an embodiment , the circular 
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fourth word to the result of the subtraction ; circularly 
shifting codes of the result of adding the second word to the 
result of the multiplication , and circularly shifting codes of 
the result of adding the first word to the result of the 
multiplication . In an embodiment , a result of the crypto 
graphic operation is related to a function of the functional 
circuitry . In an embodiment , each code in base 7 is repre 
sented as a triplet of binary states . In an embodiment , the 
protecting includes detecting an error during execution of 
the cryptographic operation . In an embodiment , the error is 
a fault injection error . 
[ 0009 ] In an embodiment , a non - transitory computer - read 
able medium ' s contents configure digital signal processing 
circuitry to perform a method . The method comprises pro 
tecting , using four words , each word representing codes in 
base 7 , a cryptographic operation executed by the digital 
signal processing circuitry , the protecting including : multi 
plying , code by code , a third word of the four words by a 
fourth word of the four words ; adding , code by code , a result 
of the multiplying to a first word of the four words ; adding , 
code by code , the result of the multiplying to a second word 
of the four words ; subtracting , code by code , a result of the 
addition to the second word from a result of the addition to 
the first word ; adding , code by code , a result of the subtrac 
tion to the third word ; adding the result of the subtraction to 
the fourth word ; combining , code by code , with a round 
constant , a result of the adding the third word to the result 
of the subtraction ; multiplying by two , code by code , a result 
of said combination ; circularly shifting codes of a result of 
the adding the fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the second 
word to the result of the multiplication ; and circularly 
shifting codes of the result of adding the first word to the 
result of the multiplication . In an embodiment , each word 
comprises thirty - two codes . In an embodiment , the contents 
comprise instructions executed by the digital signal process 
ing circuitry . 
[ 0010 ] An embodiment provides an encryption function 
that facilitates protecting a ciphering or a signature against 
side channel or fault injection attacks . [ 0011 ] An embodiment provides a permutation encryption 
function which facilitates detecting an intentional or inci 
dental malfunction . 
[ 0012 ] An embodiment provides a solution of authentica 
tion of a replaceable printer component , for example , an ink 
cartridge . 
[ 0013 ] An embodiment provides a mechanism of authen 
tication of a printer cartridge by a printer . 
[ 0014 ] An embodiment provides an encryption function 
executed by an electronic circuit , applied to a first word , a 
second word , a third word , and a fourth word , all represent 
ing codes in base 7 , comprising : 
[ 0015 ] a step of multiplying , code by code , the third word 
by the fourth word ; 
[ 0016 ] a step of adding , code by code , respectively to the 
first word and to the second word , the result of the multi 
plication ; 
[ 0017 ] a step of subtracting , code by code , the result of the 
addition to the second word from the result of the addition 
to the first word ; 
[ 0018 ] a step of adding , code by code , the result of the 
subtraction respectively to the third word and to the fourth 
word ; 
[ 0019 ] a step of combining , code by code , with a round 
constant , the result of the step of adding the third word to the 
result of the subtraction , and [ 0020 ] a step of multiplying by two , code by code , the 
result of said combination and of circularly shifting the 
codes of the respective results of the step of adding the 
fourth word to the result of the subtraction , of the step of 
adding the second word to the result of the multiplication , 
and of the step of adding the first word to the result of the 
multiplication . 
[ 0021 ] According to an embodiment , each word comprises 
thirty - two codes . 
[ 0022 ] According to an embodiment , the circular shifts are 
respectively by one , by five , and by fourteen positions . 
[ 0023 ] According to an embodiment , each code in base 7 
is represented in the form of a triplet of binary states . 
[ 0024 ] According to an embodiment , the steps are 
executed a plurality of times , the last state of an iteration 
forming the initial state of a next iteration . 
f0025 ] . An embodiment provides a hashing method imple 
menting at least one encryption function . 
[ 0026 ] According to an embodiment , a message is con 
verted to base 7 to be applied to said function . 
[ 0027 ] According to an embodiment , the function is 
applied a plurality of times . 
[ 0028 ] An embodiment provides a method of protecting 
information manipulated by an electronic circuit , imple 
menting the hashing method . 
[ 0029 ] According to an embodiment , the occurrence of a 
determined bit triplet identifies an error . [ 0030 ] An embodiment provides a computer product - pro 
gram comprising instructions which , when they are executed 
by a processor , make the processor implement a function or 
a method such as described . 
[ 0031 ] An embodiment provides a memory storing 
instructions which , when they are implemented by a pro 
cessor , make the processor implement a function and / or a 
method such as described . 
[ 0032 ] An embodiment provides a memory containing a 
set of results representative of the application of a function 
and / or of a method such as described , to a set of numbers . 
[ 0033 ] An embodiment provides an electronic circuit , 
configured to execute an encryption operation implementing 
a function and / or a method such as described . 
[ 0034 ] An embodiment provides an electronic circuit con 
figured to receive a number , and to output a result repre 
sentative of the application of a function and / or of a method 
such as described . 
100351 An embodiment provides a circuit and / or a 
memory and / or a computer product - program , for a replace 
able printer component . 
[ 0036 ] An embodiment provides a circuit and / or a 
memory and / or a computer product / program , for a printer . 
[ 0037 ] An embodiment provides a method of authentica 
tion of a replaceable printer component by a printer , com 
prising at least one step of implementation , by a printer 
component , of a function and / or of a method such as 
described . 
[ 0038 ] An embodiment provides a circuit , comprising at 
least one processing unit , said processing unit being con 
figured to implement an authentication method such as 
described . 
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[ 0039 ] An embodiment provides a replaceable printer 
component comprising a circuit and / or a memory such as 
described . 
10040 ] According to an embodiment , the component 
forms an ink cartridge . 
[ 0041 ] An embodiment also provides a circuit of execu 
tion of an encryption operation . 
[ 0042 ] The foregoing and other features and advantages 
will be discussed in detail in the following non - limiting 
description of specific embodiments in connection with the 
accompanying drawings . 
BRIEF DESCRIPTION OF THE SEVERAL 
VIEWS OF THE DRAWINGS 
[ 0043 ] FIG . 1 very schematically shows , in the form of 
blocks , an embodiment of an electronic circuit of the type to 
which the embodiments which will be described apply ; 
[ 0044 ] FIG . 2 very schematically shows in the form of 
blocks an embodiment of an encryption function ; 
[ 0045 ] FIG . 3 very schematically shows in the form of 
blocks an embodiment of a round of the function of FIG . 2 ; 
[ 0046 ] FIG . 4 schematically shows in the form of blocks 
an example of a function of the type to which the described 
function may apply ; 
[ 0047 ] FIG . 5 very schematically shows in the form of 
blocs an embodiment of a printing system to which the 
described encryption function applies as an example ; and 
[ 0048 ] FIG . 6 very schematically shows in the form of 
blocks a simplified example of implementation of a method 
of authentication of a cartridge by a printer . 
[ 0053 ] The terms “ about " , " approximately ” , “ substan 
tially ” , and “ in the order of ” are used herein to designate a 
tolerance of plus or minus 10 % , preferably of plus or minus 
5 % , of the value in question . 
[ 0054 ] FIG . 1 very schematically shows an embodiment of 
an electronic circuit 1 of the type to which the described 
embodiments apply . [ 0055 ] Circuit 1 comprises : 
[ 0056 ] a processing circuit 11 ( PU ) , for example , a state 
machine , a microprocessor , a programmable logic circuit , 
one or more processing cores , etc . ; 
[ 0057 ] one or a plurality of volatile and / or non - volatile 
storage areas 13 ( MEM ) for storing all or part of the data and 
programs ; 
[ 0058 ] one or a plurality of data , address , and / or control 
buses 15 between the different elements internal to circuit 1 ; 
[ 0059 ] an input - output interface 17 ( 1 / 0 ) for communicat 
ing with the outside of circuit 1 ; and 
100601 various other circuits according to the application , 
symbolized in FIG . 1 by a block 19 ( FCT ) . 
[ 0061 ] According to the shown embodiment , circuit 1 
further comprises an encryption circuit or function 2 ( ALGO ) implementing one or a plurality of encryption 
algorithms . Element 2 may be a hardware circuit executing 
the encryption algorithm in hardware fashion ( wired logic ) , 
a software function executing a program implemented by a 
processor ( for example , circuit 11 ) or a combination of both . 
In the example of application to printer cartridges , a car 
tridge and a printer are equipped with circuits of the type in 
FIG . 1 . 
[ 0062 ] To make the hackers ' task more complex , it has 
already been provided to manipulate , in an encryption 
algorithm , non - binary numbers , shown in a base different 
from base 2 . For example , documents EP - A - 2 523 485 and 
U . S . Pat . No . 9 , 485 , 087 describe certain principles of a use 
of numbers represented in a base greater than 2 . 
[ 0063 ] According to the described embodiments , it is 
provided to use a representation in base 7 . Such a represen 
tation in base 7 , or modulo 7 , provides the encryption 
function with a significant robustness and rapidity which 
will appear from the described embodiments . 
10064 ] Further , an embodiment implements such a repre 
sentation in base 7 in a function executable in rounds , that 
is , compatible with a succession of executions of the same 
elementary operations , by using , as an input operand ( state ) , 
the result ( output state ) of the previous round . 
[ 0065 ] FIG . 2 very schematically shows in the form of 
blocks an embodiment of a function performing an encryp 
tion permutation f . 
f 0066 ] Function f receives as an input a block or state a 
represented in base 7 , which is submitted ( step 25 , R ) to a 
processing in rounds of function f . Number n of rounds is 
selected according to the resistance desired for the algo 
rithm . Function f provides as a result a block a of same size 
as the input block . 
[ 0067 ] FIG . 3 very schematically shows in the form of 
blocks an embodiment of a round R of encryption function 
f of FIG . 2 . 
[ 0068 ] The round function illustrated in FIG . 3 processes 
a block a of one hundred and twenty - eight ( 128 ) codes or 
digits in base 7 , that is , each code is an element of the finite 
body of order 7 ( GF ( 7 ) = { 0 , 1 , 2 , 3 , 4 , 5 , 6 } ) . Each of the 
hundred and twenty - eight codes may be binarily represented 
DETAILED DESCRIPTION 
[ 0049 ] The same elements have been designated with the 
same reference numerals in the different drawings unless the 
context indicates otherwise . In particular , the structural 
and / or functional elements common to the different embodi 
ments may be designated with the same reference numerals 
and may have identical structural , dimensional , and material 
properties . 
[ 0050 ] For clarity , only those steps and elements which are 
useful to the understanding of the described embodiments 
have been shown and are detailed . In particular , the 
described encryption function may be implemented in vari 
ous encryption schemes which have not been detailed , this 
function being compatible with such usual schemes . Further , 
an example of final application implementing the described 
embodiments to a printer cartridge authentication method is 
described . However , the described encryption function 
applies to other mechanisms of authentication , be it of 
replaceable printer components or others . The described 
embodiments are indeed compatible with usual applications 
of an encryption function . 
[ 0051 ] Unless otherwise specified , the term “ connected ” is 
used to designate a direct electric connection , with no 
intermediate component other than conductors , and the term 
“ coupled ” or the term “ linked ” is used to designate a 
connection which may be direct or which may be performed 
via one or a plurality of other components . 
[ 0052 ] In the present description , reference will be made 
to “ O ” and to “ 1 ” to designate respective low and high states 
of the digital signals . Unless otherwise specified , state 0 
represents the inactive state of a control signal . 
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by a triplet of three bits . Indeed , in technologies manipulat 
ing bits , the codes in base 7 are represented in binary form 
within function f . 
[ 0069 ] According to the embodiment described in FIG . 3 , 
a state “ a ” processed by the round function comprises four 
words a0 ) , a ( 1 ) , a ( 2 ) , a ( 3 ) of thirty - two ( 32 ) codes in base 
7 each . 
[ 0070 ] By arbitrary convention , the index of the word is 
called x hereafter . Thus , a state a comprises four words a ( x ) , 
x being in the range from 0 to 3 . The index of the code of 
a word is called z . Thus , each word a ( x ) comprises 32 codes 
a ( x , z ) , z being in the range from 0 to 31 . Finally , each code 
may be represented by a triplet of bits ( a ( x , Z , 0 ) , a ( x , z , 1 ) , 
a ( x , z , 2 ) ) , with a ( x , z ) = a ( x , Z , 0 ) + 2 . a ( x , z , 1 ) + 4 . a ( x , z , 2 ) . 
[ 0071 ] It can already be seen that triplet ( a ( x , z , 0 ) , a ( x , Z , 
1 ) , a ( x , Z , 2 ) ) = ( 1 , 1 , 1 ) should never appear during the 
execution of function f . Advantage can then be taken of this 
characteristic to detect in extremely simple fashion a mal 
function , be it intentional ( attack ) or not . Indeed , a simple 
logic combination ( for example performing a three - input 
AND - type function ) of the triplets manipulated by the 
encryption circuit immediately supplies , on a bit , an error 
detection signal . 
[ 0072 ] FIG . 3 illustrates a round , called of rank i , of 
permutation f . As previously indicated , number n of rounds 
is set according to the resistance desired for the algorithm . 
As a specific example embodiment , the number of rounds is 
24 or 48 . It should however be noted that there may be any 
number of rounds , which may be selected between the 
robustness desired for the algorithm and the execution 
duration 
[ 0073 ] The round permutation may be illustrated in the 
form of four lines 0 , 1 , 2 , and 3 implementing , at each step 
of the round , an elementary operation over the thirty - two 
codes a ( x , z ) of state a ( x ) ( words a ( 0 ) , a ( 1 ) , a ( 2 ) , and a ( 3 ) ) . 
Reference is made hereafter to the operations modulo 7 of 
states a ( x ) and codes a ( x , z ) . The operations ( addition , 
multiplication , subtraction ) are performed , code by code , 
modulo 7 . 
[ 0074 ] It is started by successively multiplying ( operation 
31 , x ) the thirty - two codes a ( 2 , z ) of word a ( 2 ) by the 
thirty - two codes a ( 3 , z ) of word a ( 3 ) , that is , a multiplication 
modulo 7 of words a ( 2 ) and a ( 3 ) . In other words , the 
multiplication is performed code by code . 
[ 0075 ] The result of multiplication 31 is then added ( op 
erations 32 and 33 ) , modulo 7 , to the codes of words a ( 0 ) and 
a ( 1 ) . This amounts to adding , code by code , successively the 
thirty - two codes a ( 0 , 2 ) of word a ( 0 ) to the thirty - two codes 
of result W31 of multiplication 31 , and successively the 
thirty - two codes a?1 , z ) of word a ( 1 ) to the thirty - two codes 
of result W31 . 
[ 0076 ] Then , result W33 of addition 33 is subtracted ( operation 34 ) modulo 7 and code by code , from result W32 
of addition 32 . 
[ 0077 ] Then , result W34 of subtraction 34 is added ( opera 
tions 35 and 36 ) modulo 7 to words a2 and a3 . In other 
words , the thirty - two codes in body GF7 of word W34 are 
successively added , code by code , to the thirty - two codes 
a ( 2 , z ) of word a ( 2 ) , and successively to the thirty codes a ( 3 , 
z ) of word a ( 3 ) . 
[ 0078 ] Then ( step 37 ) , a transposition of words W32 , 
W33 , W35 and W36 resulting from operations 32 , 33 , 35 
and 36 is performed . Thus : 
[ 0079 ] word W32 ( a ( 0 ) ) becomes word a ( 3 ) of line 3 ; 
[ 0080 ] word W33 ( a ( 1 ) ) becomes word a ( 2 ) of line 2 ; 
[ 0081 ] word W35 ( a ( 2 ) ) becomes word a ( 0 ) of line 0 ; and 
[ 0082 ] word W36 ( a ( 3 ) ) becomes word a ( l ) of line 1 . [ 0083 ] A next step comprises adding code by code ( opera 
tion 38 ) , modulo 7 , a round constant Ci , in the form of a 
word of thirty - two codes in base 7 , to word W35 ( a ( 0 ) ) . 
Round constant Ci is different for each round . [ 0084 ] A last step of the round comprises : 
[ 0085 ) multiplying ( operation 40 ) , modulo 7 , the result of 
addition 38 by two , which amounts to multiplying , code by 
code , each of the thirty - two codes by two ; 
[ 0086 ] performing a circular shift ( operation 41 ) , modulo 
32 , by one position of codes a?1 , z ) of word al ( W36 ) , each 
code a?1 , z ) becoming code a ( 1 , z - 1 ) except for code a ( 1 , 0 ) 
which becomes code a?1 , 31 ) ; [ 0087 ] performing a circular shift ( operation 42 ) , modulo 
32 , by five position of codes a ( 2 , 2 ) of word a2 ( W33 ) , each 
code a ( 2 , z ) becoming code a ( 2 , 2 – 5 ) except for codes a ( 2 , 
4 ) , a ( 2 , 3 ) , a ( 2 , 2 ) , a ( 2 , 1 ) , and a ( 2 , 0 ) which respectively 
become a ( 2 , 31 ) , a ( 2 , 30 ) , a ( 2 , 29 ) , a ( 2 , 28 ) , and a ( 2 , 27 ) ; and [ 0088 ] performing a circular shift ( operation 43 ) , modulo 
32 , by fourteen positions of codes a ( 3 , z ) of word a3 ( W32 ) , 
each code a ( 3 , z ) becoming code a ( 3 , 2 - 14 ) except for codes 
a ( 3 , 13 ) , a ( 3 , 12 ) , a ( 3 , 11 ) , a ( 3 , 10 ) , a ( 3 , 9 ) , a ( 3 , 8 ) , a ( 3 , 7 ) , 
a ( 3 , 6 ) , a ( 3 , 5 ) , a ( 3 , 4 ) , a ( 3 , 3 ) , a ( 3 , 2 ) , a ( 3 , 1 ) , and a ( 3 , 0 ) 
which respectively become a ( 3 , 31 ) , a ( 3 , 30 ) , a ( 3 , 29 ) , a ( 3 , 
28 ) , a ( 3 , 27 ) , a ( 3 , 26 ) , a ( 3 , 25 ) , a ( 3 , 24 ) , a ( 3 , 23 ) , a ( 3 , 22 ) , 
a ( 3 , 21 ) , a ( 3 , 20 ) , a ( 3 , 19 ) , and a ( 3 , 18 ) . 
10089 ) . The result of operations 40 , 41 , 42 , and 43 respec 
tively form outputs a ( 0 ) , a ( 1 ) , a ( 2 ) , and a ( 3 ) of the current 
round of rank i . These states typically become the input 
states of the next round or the result of function f . 
10090 ) FIG . 4 schematically shows in the form of blocks 
an example of an algorithm of the type to which the 
described encryption function f may apply . 
[ 0091 ] The example of FIG . 4 corresponds to an algorithm 
known as “ sponge ” , which implements an absorbing phase 
ABS and a squeezing phase SQ , where a string having an 
arbitrary desired length is generated from the output state of 
the absorbing phase . 
[ 0092 ] This type of algorithmic scheme is for example 
described in https : / / keccak . team / sponge _ duplex . html , 
which is incorporated herein by reference to the maximum 
extent allowable by law . A message M is converted , by a 
block 51 ( CONV ) , into four words PO , P1 , P2 , and P3 of a 
given number of codes , each code being in base 7 . [ 0093 ] Absorbing phase ABS comprises any number of 
cycles , for example , four cycles 531 , 532 , 533 et 534 , of 
application of permutation f to the results of an addition ( operations 551 , 552 , 553 , and 554 ) , by codes modulo 7 , of 
one of words PO to P3 , respectively to an initial value 530 
for operation 551 or to the result of the previous cycle 531 , 
532 , or 533 for operations 552 , 553 , and 554 . Initial value 
530 is for example zero ( 0 ) but may be any value , provided 
for it to be fixed . In an application using a key , the key may 
be contained in the initial value . 
[ 0094 ] This result ( output of cycle 534 ) is submitted to 
squeezing phase SQ , which for example comprises two 
successive cycles 571 and 572 of application of function f . 
First cycle 571 receives the result of cycle 534 . Second cycle 
572 receives the result of cycle 571 . The respective outputs 
of cycles 534 , 571 , and 572 are further extracted to form 
values Zo , Z1 , and Z2 which are concatenated ( operation 59 , 
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CONC ) to provide result V . The number of cycles 57 ( here , 
two , 571 and 572 ) may be greater than two . It depends on the 
size desired for result V . [ 0095 ] Each cycle 531 , 532 , 533 , 534 , 571 , and 572 
comprises the application of function f , that is , the n rounds 
of FIG . 2 ( or n times the round permutation of FIG . 3 ) . [ 0096 ] FIG . 4 is an example only of algorithm to which the 
function described in relation with FIGS . 2 and 3 may apply . 
This function actually has an autonomous operation and may 
be used by any encryption permutation , or even in a block 
ciphering . 
[ 0097 ] Steps 51 and 59 ( FIG . 4 ) of conversion from binary 
to base 7 and from base 7 to binary may take various forms . 
For example , conversion tables may be used . Such tables are 
particularly adapted for the conversion in the binary - to - base 
7 direction . In the base 7 - to - binary direction , an accumulator 
of the results of each application of function f may as a 
variation be used . Instructions of a program are then stored 
into non - volatile memory 13 . 
[ 0098 ] An advantage of the described embodiments is that 
function f may be implemented in hardware or software 
fashion . 
[ 0099 ] Another advantage of the described embodiments 
is that function fis independent from the rest of the structure 
of the encryption algorithm . Thus , it is not limited to a 
specific algorithm structure . 
[ 0100 ] Function fis for example at least partially achieved 
in the form of hardware operators ( logic operator ) controlled 
by program instructions stored in memory 13 of the circuit 
implementing an algorithm using this function . As a varia 
tion , the function is implemented in software fashion by a 
processor , for example , processing unit 11 . 
[ 0101 ] FIG . 5 very schematically shows in the form of 
blocks an embodiment of a printing system to which the 
described encryption permutation applies as an example . [ 0102 ] According to this example , the system comprises a 
printer 61 and one or a plurality of ink cartridges 63 . More 
generally , the system may comprise a printer and any 
replaceable or consumable element associated with the 
printer , for example , spare parts of print head type . 
[ 0103 ] Printer 61 and each cartridge 63 comprises one or 
a plurality of electronic circuits 615 , respectively 635 . 
Circuits 615 and 635 are of the type of circuit 1 described in 
relation with FIG . 1 . In particular , circuits 615 and 635 
comprise at least : a memory ( 13 , FIG . 1 ) ; a processing unit 
( 11 , FIG . 1 ) , for example , a processor or a wired logic state 
machine ; an input / output interface ( 17 , FIG . 1 ) to commu 
nicate , among others , with the other portion ( cartridge or 
printer ) of the system ; and an encryption function of the type 
of above - described function 2 . [ 0104 ] One or a plurality of keys are stored in the ( non 
volatile ) memory 13 of circuit 615 and of circuit 635 . These 
keys are used in a process of authentication of a cartridge by 
a printer . 
[ 0105 ] FIG . 6 very schematically shows in the form of 
blocks a simplified example of implementation of a method 
of authentication of a cartridge by a printer . [ 0106 ] According to this simplified embodiment , upon 
each powering - on and / or periodically and / or upon each 
installation of a new cartridge , printer PRT starts an authen 
tication process . 
[ 0107 ] Multiple authentication processes implementing 
signature calculation or hash mechanisms , such as for 
example SHA , are known . Any algorithm capable of using 
the described encryption function f may be used . The SHA 
algorithm , and more particularly SHA - 3 , is an algorithm 
using a sponge function of the type illustrated in FIG . 4 . 
[ 0108 ] In the example of FIG . 6 , it is assumed in simplified 
fashion that the printer circuit selects a number NB , for 
example , randomly . Number NB for example forms message 
M to be submitted to the sponge function ( FIG . 4 ) . Number 
NB is transmitted by the printer to the circuit of cartridge 
CART so that the latter submits it to signature algorithm 66 , 
using the sponge function based on encryption function f . 
Result R or information which is a function of this result is 
returned by cartridge CART to printer PRT . 
[ 0109 ] It is assumed that the cartridge calculates the 
signature by using a key K , which is totally or partly used 
in the initial value ( 530 , FIG . 4 ) of the sponge function . 
[ 0110 ] In the example of FIG . 6 , it is also assumed that the 
printer ( the electronic circuit that it comprises ) has the same 
signature algorithm as the cartridge and that it also calcu 
lates ( block 66 ' ) a result R ' of signature of number NB . The 
printer and the cartridge share in this example the same key , 
but more complex mechanisms implying derivations of keys 
( for example session keys ) or key transmissions may be 
used , without for this to affect the principle of the use of 
encryption function f . The printer is then capable of verify 
ing ( block 68 , CHECK ) whether the signature calculated by 
the cartridge based on number NB is identical to the signa 
ture that it has itself calculated . If the cartridge is authentic , 
then the printer authorizes its use in the printing operations 
carried out by the printer . If not , various forms of counter 
measures , usual per se , may be provided , for example , a 
turning - off of the printer , the emitting of an error message , 
a total or partial locking of functions of the printer , etc . 
10111 ] The exchanges between circuits 615 and 635 of the 
printer and of the cartridge may be encrypted . 
[ 0112 ] Various embodiments have been described . Various 
alterations , modifications , and improvements will readily 
occur to those skilled in the art . In particular , the selection 
of the number of rounds may vary from one application to 
another . 
[ 0113 ] Further , the described function and / or method may 
be implemented in the form of a table or set of results 
representative of their application to a set of numbers . Such 
results are then stored in a memory , such as a non - volatile 
memory , and are extracted according to a number commu 
nicated , by the cartridge or by the printer . Similarly , any 
circuit outputting a result representative of an application of 
the described function and / or method to a number may be 
used . Such a circuit may be associated with a memory and / or 
be configured to execute a program representative of the 
described function and / or method . Further , all that has been 
described may be implemented in software or hardware 
fashion or by a combination of both . 
[ 0114 ] Finally , the practical implementation of the 
embodiments which have been described is within the 
abilities of those skilled in the art by using the functional 
indications given hereabove . Further , although the specific 
example of a signature calculation to authenticate a printer 
cartridge has been given , the described encryption function 
may be more generally used in any mechanism of authen 
tication of one component by another , provided for the two 
components to be equipped with the adapted circuits and / or 
memories , and more generally in any encryption mecha 
nism . 
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[ 0115 ] Some embodiments may take the form of or com 
prise computer program products . For example , according to 
one embodiment there is provided a computer readable 
medium comprising a computer program adapted to perform 
one or more of the methods or functions described above . 
The medium may be a physical storage medium , such as for 
example a Read Only Memory ( ROM ) chip , or a disk such 
as a Digital Versatile Disk ( DVD - ROM ) , Compact Disk 
( CD - ROM ) , a hard disk , a memory , a network , or a portable 
media article to be read by an appropriate drive or via an 
appropriate connection , including as encoded in one or more 
barcodes or other related codes stored on one or more such 
computer - readable mediums and being readable by an 
appropriate reader device . 
[ 0116 ] Furthermore , in some embodiments , some or all of 
the methods and / or functionality may be implemented or 
provided in other manners , such as at least partially in 
firmware and / or hardware , including , but not limited to , one 
or more application - specific integrated circuits ( ASICs ) , 
digital signal processors , discrete circuitry , logic gates , stan 
dard integrated circuits , controllers ( e . g . , by executing 
appropriate instructions , and including microcontrollers 
and / or embedded controllers ) , field - programmable gate 
arrays ( FPGAs ) , complex programmable logic devices 
( CPLDs ) , etc . , as well as devices that employ RFID tech 
nology , and various combinations thereof . 
[ 0117 ] Such alterations , modifications , and improvements 
are intended to be part of this disclosure , and are intended to 
be within the spirit and the scope of the present disclosure . 
Accordingly , the foregoing description is by way of example 
only and is not intended to be limiting . The present disclo 
sure is limited only as defined in the following claims and 
the equivalents thereto . 
[ 0118 ] The various embodiments described above can be 
combined to provide further embodiments . Aspects of the 
embodiments can be modified , if necessary to employ con 
cepts of the various patents , applications and publications to 
provide yet further embodiments . 
[ 0119 ] These and other changes can be made to the 
embodiments in light of the above - detailed description . In 
general , in the following claims , the terms used should not 
be construed to limit the claims to the specific embodiments 
disclosed in the specification and the claims , but should be 
construed to include all possible embodiments along with 
the full scope of equivalents to which such claims are 
entitled . Accordingly , the claims are not limited by the 
disclosure . 
1 . A method , comprising : 
protecting , using four words , each word representing 
codes in base 7 , an electronic circuit during execution 
of a cryptographic operation by the electronic circuit , 
the protecting including : 
multiplying , code by code , a third word of the four words 
by a fourth word of the four words ; 
adding , code by code , a result of the multiplying to a first 
word of the four words ; 
adding , code by code , the result of the multiplying to a 
second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first 
word ; 
adding , code by code , a result of the subtraction to the 
third word ; 
adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a result 
of the adding the third word to the result of the 
subtraction ; 
multiplying by two , code by code , a result of said com 
bination ; 
circularly shifting codes of a result of the adding the 
fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the second 
word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first 
word to the result of the multiplication . 
2 . The method of claim 1 wherein each word comprises 
thirty - two codes . 
3 . The method of claim 1 wherein the circular shifts are 
respectively by one , five , and fourteen positions . 
4 . The method of claim 1 wherein each code in base 7 is 
represented as a triplet of binary states . 
5 . The method of claim 1 wherein the protecting is an 
iterative process , a last state of an iteration forming an initial 
state of a next iteration . 
6 . The method of claim 1 wherein the cryptographic 
operation comprises a hashing function . 
7 . The method of claim 6 , comprising converting a 
message to base 7 . 
8 . The method of claim 6 wherein the protecting is an 
iterative process applied a plurality of times . 
9 . The method of claim 1 wherein the protecting com 
prises protecting information manipulated by the electronic 
circuit . 
10 . The method of claim 4 wherein an occurrence of a 
determined triplet identifies an error . 
11 . The method of claim 1 wherein the electronic circuit 
is a printer . 
12 . The method of claim 1 wherein the electronic circuit 
is a replaceable printer component . 
13 . The method of claim 1 wherein the cryptographic 
operation comprises authentication of a replaceable printer 
component by a printer . 
14 . The method of claim 13 wherein the replaceable 
printer component performs the protecting . 
15 . A device , comprising : 
one or more memories ; and 
digital signal processing circuitry coupled to the one or 
more memories , which , in operation , protects , using 
four words , each word representing codes in base 7 , a 
cryptographic operation , the protecting including : 
multiplying , code by code , a third word of the four words 
by a fourth word of the four words ; 
adding , code by code , a result of the multiplying to a first 
word of the four words ; 
adding , code by code , the result of the multiplying to a 
second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first 
word ; 
adding , code by code , a result of the subtraction to the 
third word ; 
adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a result 
of the adding the third word to the result of the 
subtraction ; 
multiplying by two , code by code , a result of said com 
bination ; 
US 2019 / 0222421 A1 Jul . 18 , 2019 
circularly shifting codes of a result of the adding the 
fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the second ne second 
word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first 
word to the result of the multiplication . 
16 . The device of claim 15 wherein each word comprises 
thirty - two codes . 
17 . The device of claim 15 wherein the circular shifts are 
respectively by one , five , and fourteen positions . 
18 . The device of claim 15 wherein each code in base 7 
is represented as a triplet of binary states . 
19 . The device of claim 15 wherein the protecting is an 
iterative process , a last state of an iteration forming an initial 
state of a next iteration . 
20 . The device of claim 15 wherein the cryptographic 
operation comprises a hashing function . 
21 . The device of claim 15 wherein the protecting com 
prises generating the four words . 
22 . The device of claim 15 wherein the protecting com 
prises protecting information manipulated by the crypto 
graphic operation . 
23 . The device of claim 15 wherein an occurrence of a 
determined triplet identifies an error in the cryptographic 
operation . 
24 . The device of claim 15 wherein the device is a printer . 
25 . The device of claim 15 wherein the device is a 
replaceable printer component . 
26 . The device of claim 15 wherein the cryptographic 
operation comprises authentication of a replaceable printer 
component by a printer . 
27 . The device of claim 26 wherein the replaceable printer 
component performs the protecting . 
28 . A system , comprising : 
one or more functional circuits ; and 
digital signal processing circuitry coupled to the one or 
more functional circuits , which , in operation , protects , 
using four words , each word representing codes in base 
7 , execution of a cryptographic operation , the protect ing including : 
multiplying , code by code , a third word of the four 
words by a fourth word of the four words ; 
adding , code by code , a result of the multiplying to a 
first word of the four words ; 
adding , code by code , the result of the multiplying to a 
second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first 
word ; 
adding , code by code , a result of the subtraction to the 
third word ; 
adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a 
result of the adding the third word to the result of the 
subtraction ; 
multiplying by two , code by code , a result of said 
combination ; 
circularly shifting codes of a result of the adding the 
fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the 
second word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first 
word to the result of the multiplication . 
29 . The system of claim 28 wherein a result of the 
cryptographic operation is related to a function of the 
functional circuitry . 
30 . The system of claim 28 wherein each code in base 7 
is represented as a triplet of binary states . 
31 . The system of claim 28 wherein the protecting 
includes detecting an error during execution of the crypto 
graphic operation . 
32 . The system of claim 31 wherein the error is a fault injection error . 
33 . A non - transitory computer - readable medium having 
contents which configure digital signal processing circuitry 
to perform a method , the method comprising : 
protecting , using four words , each word representing 
codes in base 7 , a cryptographic operation executed by 
the digital signal processing circuitry , the protecting 
including : 
multiplying , code by code , a third word of the four 
words by a fourth word of the four words ; 
adding , code by code , a result of the multiplying to a 
first word of the four words ; 
adding , code by code , the result of the multiplying to a 
second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first 
word ; 
adding , code by code , a result of the subtraction to the 
third word ; 
adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a 
result of the adding the third word to the result of the 
subtraction ; 
multiplying by two , code by code , a result of said 
combination ; 
circularly shifting codes of a result of the adding the 
fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the 
second word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first 
word to the result of the multiplication . 
34 . The computer - readable medium of claim 33 wherein 
each word comprises thirty - two codes . 
35 . The computer - readable medium of claim 33 wherein the contents comprise instructions execut 
signal processing circuitry . 
36 . The computer - readable medium of claim 33 wherein 
the contents comprise a set of results representative of the 
application of the method to a set of numbers . 
37 . The computer - readable medium of claim 33 wherein 
the digital signal processing circuitry comprises circuitry of 
a replaceable printer component . 
38 . A non - transitory computer - readable medium having 
contents which configure digital signal processing circuitry 
to perform a method , the method comprising : 
receiving a number ; 
generating an output based on the number ; and 
protecting a cryptographic operation using the output , 
wherein the output corresponds to : 
representing the number as four words , each word 
representing codes in base 7 ; 
multiplying , code by code , a third word of the four 
words by a fourth word of the four words ; 
adding , code by code , a result of the multiplying to a 
first word of the four words ; 
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adding , code by code , the result of the multiplying to a 
second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first 
word ; 
adding , code by code , a result of the subtraction to the 
third word ; 
adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a 
result of the adding the third word to the result of the 
subtraction ; 
multiplying by two , code by code , a result of said 
combination ; 
circularly shifting codes of a result of the adding the 
fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the 
second word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first 
word to the result of the multiplication . 
39 . The computer - readable medium of claim 38 wherein 
the contents comprise a look - up table to convert numbers to 
corresponding outputs . 
40 . The computer - readable medium of claim 38 wherein 
the digital signal processing circuitry comprises processing 
circuitry of a replaceable printer component . 
41 . The computer - readable medium of claim 38 wherein 
the cryptographic operation authenticates a replaceable 
printer component . 
42 . A method , comprising : 
receiving a number ; 
generating an output based on the number ; and 
protecting a cryptographic operation using the output , 
wherein the output corresponds to : 
representing the number as four words , each word 
representing codes in base 7 ; 
multiplying , code by code , a third word of the four 
words by a fourth word of the four words ; 
adding , code by code , a result of the multiplying to a 
first word of the four words ; 
adding , code by code , the result of the multiplying to a 
second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first 
word ; 
adding , code by code , a result of the subtraction to the 
third word ; 
adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a 
result of the adding the third word to the result of the 
subtraction ; 
multiplying by two , code by code , a result of said 
combination ; 
circularly shifting codes of a result of the adding the 
fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the 
second word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first 
word to the result of the multiplication . 
43 . The method of claim 42 wherein the generating the 
output comprises retrieving the output from a look - up table . 
44 . The method of claim 42 wherein the cryptographic 
operation is performed by processing circuitry of a replace 
able printer component . 
45 . The method of claim 42 wherein the cryptographic 
operation authenticates a replaceable printer component . 
46 . A device , comprising : 
one or more memories ; and 
processing circuitry coupled to the one or more memories , 
wherein the processing circuitry , in operation : 
generates an output based on a number ; and 
protecting a cryptographic operation using the output , 
wherein the output corresponds to : 
representing the number as four words , each word 
representing codes in base 7 ; 
multiplying , code by code , a third word of the four 
words by a fourth word of the four words ; 
adding , code by code , a result of the multiplying to a 
first word of the four words ; 
adding , code by code , the result of the multiplying to a 
second word of the four words ; 
subtracting , code by code , a result of the addition to the 
second word from a result of the addition to the first 
word ; 
adding , code by code , a result of the subtraction to the 
third word ; 
adding the result of the subtraction to the fourth word ; 
combining , code by code , with a round constant , a 
result of the adding the third word to the result of the 
subtraction ; 
multiplying by two , code by code , a result of said 
combination ; 
circularly shifting codes of a result of the adding the 
fourth word to the result of the subtraction ; 
circularly shifting codes of the result of adding the 
second word to the result of the multiplication ; and 
circularly shifting codes of the result of adding the first 
word to the result of the multiplication . 
47 . The device of claim 46 wherein the generating the 
output comprises retrieving the output from a look - up table . 
48 . The device of claim 46 wherein the device comprises 
a replaceable printer component . 
49 . The device of claim 46 wherein the cryptographic 
operation authenticates a replaceable printer component . ope 
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